

PATENT ABSTRACTS OF JAPAN

(11) Publication number : 08-078657
(43) Date of publication of application : 22.03.1996

(51) Int. Cl. H01L 27/15
G02B 6/122
G02B 6/42
H01S 3/18

(21) Application number : 06-187579 (71) Applicant : NIPPON TELEGR & TELEPH CORP <NTT>

(22) Date of filing : 09.08.1994 (72) Inventor : YAMADA YASUHARU

YAMADA TOSHIYUKI
MINO SHINJI
TERUI HIROSHI
YOSHINO KAORU
KATO KUNIHARU
MORIWAKI KAZUYUKI
SUGITA AKIO
OGAWA IKUO
YANAGISAWA MASAHIRO
HASHIMOTO TOSHIKAZU

(30) Priority


Priority number :	05197325	Priority date :	09.08.1993	Priority country :	JP
	05306578		07.12.1993		JP
	06106492		20.05.1994		JP
	06148222		29.06.1994		JP

(54) OPTO-ELECTRIC HYBRID MOUNTING BOARD, MANUFACTURING METHOD AND OPTO-ELECTRIC HYBRID INTEGRATED CIRCUIT

(57) Abstract:

PURPOSE: To provide an optical integrated circuit with small loss in optical waveguide function, and advantages in optical bench function and high-frequency wiring function, by forming an optical element mounting part made up of a projected terrace on a circuit board and an electric wiring part made up of a dielectric layer and a conductive pattern put on a surface or an inner part of the dielectric layer.

CONSTITUTION: An upper projected face part of a silicon substrate 1 is used as a silicon terrace 30 for mounting an optical element. An optical fiber 31 as an optical waveguide is held adequately in an optimum position in a V-shaped groove of a silicon terrace part 30. An Au-Sn solder on a thermal oxide film on the face of the silicon terrace 30 is patterned to form a thin-film electrode 52 fixed in a state of contact with a surface electrode of an optical function element on the silicon terrace 30. The thin-film electrode 52 is connected



electrically to surface-electrode conductive patterns 51a and 51b on a face of a dielectric layer 50 formed in a recessed part of an electric wiring part on the silicon substrate 1. In addition, the dielectric layer 50 is embedded around an electric circuit silicon terrace 35, and an electric circuit conductive pattern 51 is formed on the face of the silicon terrace 35.

LEGAL STATUS

[Date of request for examination] 26.11.1998

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number] 3204355

[Date of registration] 29.06.2001

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C) ; 1998, 2003 Japan Patent Office